

DATA PROPAGATION FOR DOMINANT FEATURE OF SWITCH ROUTING

SHAIK ZOHARA BANU PG Scholar, Dept of CSE, Quba College of Engineering & Technology, Venkatachalam, AP, India.

D.MURALI Assistant Professor, Dept of CSE, Quba College of Engineering & Technology, Venkatachalam, AP, India.

ABSTRACT

The conceptual model of a router is quite straightforward: a router has a data path and a control path. The job of the data path is to move packets that arrive on input or ingressports to output or egress ports; from the outputs, these packets are sent on downstream to thenext switch on the path or to an endhost. Routers are a great example of special-purposecomputers built for a specific set of tasks. Routers are big business: according to some marketresearch firms, worldwide revenue from enterprise and service provider router sales. In thispaper, we provide an up-to-date knowledge of high-speed network. with the basic concepts, the architectures, the protocols, the advantages and limitations, and the recent development of various high-speed networking technologies with two fundamental issues need to be addressed to make this architecture sensible by the two points i.e.; how to minimize theoverhead of an individual packet buffer; and how to design scalable packet buffers using independent buffer subsystems. We address these issues by first designing an efficient compact buffer that reduces the SRAM size requirement by (k - 1)/k. after that we introduce a feasible way of coordinating multiple subsystems with a load-balancing algorithm that maximizes the overall system performance. Both experimental results and theoretical analysisexhibits that our load-balancing algorithm and the distributed packet buffer architecture caneasily scale to connect the buffering needs of high bandwidth links and achieve the requirements of scale and support for multiple queues in data routing system

1. INTRODUCTION

THE phenomenal growth of the Internet has been fueled by the rapid increase in the communication link bandwidth. Internet routers play a crucial role in sustaining this growth by being able to switch packets extremely fast to keep up with the growing bandwidth (line rate). This demands sophisticated packet switching and buffering techniques. Packet buffers need to be designed to support large capacity, multiple queues, and provide short response times. The router buffer sizing is still an open issue. The traditional rule of thumb for Internet routers states that the routers should be capable of buffering RTT_R data, where RTT is a round-trip time for flows passing through the router, and R is the line rate. In the author claimed that the size of buffers in backbone routers can be made very small at the expense of a small loss in throughput. Focusing on the performance of individual TCP flows, the author claimed in that the output/input capacity ratio at a network link largely determines the required buffer size. If the output/input capacity ratio is lower than one, the loss rate follows a power-law reduction with the buffer



size and significant buffering is needed. Given everlasting controversy, nowadays, routers manufacturers still seem to favor the use of large buffers. For instance, the Cisco CRS-1 modular service card with a 40 Gbps line rate incorporates a 2 GB packet buffer memory per line card .In order to support fine-grained IP quality of service (QoS) requirements, nowadays, a packet buffer usually maintains thousands of queues. For example, the Juniper E-series routers maintain as many as 64,000 queues. Given the increasing popularity of Open Flow, a packet buffer that supports millions of queues is always desired. Furthermore, a packet buffer should be capable of sustaining continuous data streams for both ingress and regress. With the ever-increasing line rate, current available memory technologies, namely SRAM or DRAM alone cannot simultaneously satisfy these three requirements. This prompted researchers to suggest hybrid SRAM/DRAM (HSD) architecture with a single DRAM, interleaved DRAMs or parallel DRAMs sandwiched between SRAMs. In this paper, we briefly review previous work on packet buffer architectures and present scalable and efficient hierarchical packet buffer architecture. This is our first attempt to combine the merits of two previously published packet buffer architectures Consequently, the SRAM occupancy has been significantly reduced. By fully exploring the advantage of parallel DRAMs, we first propose a memory management algorithm (MMA) called Random Round Robin (RRR). Thereafter, we devise a "traffic-aware" approach which aims to provide different services for different types of data streams. This approach further reduces the system overhead. Both mathematical analysis and simulation demonstrate that the proposed architecture together with its algorithm reduce the overall SRAM requirement significantly while providing guaranteed performance in terms of low time complexity, upper bounded drop rate, and uniform allocation of resources. In one simulation, the proposed architecture reduces the size of SRAM by more than 95 percent and the maximal delay is only us-level, when the traffic intensity is 76 percent.

1.2 Data Propagation:

Data Propagation is the distribution of data from one or more source data warehouses to one or more local access databases, according to propagation rules. Data warehouses need to manage big bulks of data every day. A data warehouse may start with a few data, and starts to grow day by day by constant sharing and receiving from various data sources.

As data sharing continues, data warehouse management becomes a big issue. Database administrators need to manage the corporate data more efficiently and in different subsets, groupings and time frames. As a company grows further, it may implement more and more data sources especially if the company expansions goes outside its current geographical location.

Data warehouses, data marts and operational data stores are becoming indispensable tools in today's businesses. These data resources need to be constantly updated and the process of updating involves moving large volumes of data from one system to another and forth and back to a business intelligence system. It is common for data movement of high volumes to be performed in batches within a brief period without sacrificing performance of availability of operation applications or data from the warehouse.



2. LITERATURE SURVEY

We have frequently referred to the routing algorithm as the network layer protocol that guides packets through the communication subnet to their correct destination. The times at which routing decisions are made depend on whether the network uses datagrams or virtual circuits. In a datagram network, two successive packets of the same user pair may travel along different routes, and a routing decision is necessary for each individual packet .In a virtual circuit network, a routing decision is made when each virtual circuit is set up. The routing algorithm is used to choose the communication path for the virtual circuit. All packets of the virtual circuit subsequently use this path up to the time that the virtual circuit is either terminated or rerouted for some reason Routing in a network typically involves a rather complex collection of algorithms that work more or less independently and yet support each other by exchanging services or information. The complexity is due to a number of reasons. First, routing requires coordination between all the nodes of the subnet rather than just a pair of modules as, for example, in data link and transport layer protocols. Second, the routing system must cope with link and node failures, requiring redirection of traffic and an update of the databases maintained by the system. Third, to achieve high performance, the routing algorithm may need to modify its routes when some areas within the network become congested. The main emphasis will be on two aspects of the routing problem. The first has to do with selecting routes to achieve high performance. we discuss algorithms based on shortest paths that are commonly used in practice. we describe sophisticated routing algorithms that try to achieve near optimal performance. The second aspect of routing that we will emphasize is broadcasting routing-related information (including link and node failures and repairs) to all network nodes. This issue and the subtleties associated with it are examined The introductory sections set the stage for the main development. The remainder of this section explains in nonmathematical terms the main objectives in the routing problem and provides an overview of current routing practicepresent some of the main notions and results of graph theory, principally in connection with shortest paths and minimum weight spanning trees. uses the material on graph theory to describe methods for topological design of networks. Finally, the routing system of the Codex network and its relation to the optimal routing algorithm

3. PROBLEM STATEMENT

The router buffer sizing is still an open issue. The traditional rule of thumb for Internet routers states that the routers should be capable of buffering RTT*R data, where RTT is a round-trip time for flows passing through the router, and R is the line rate. Many researchers claimed that the size of buffers in backbone routers can be made very small at the expense of a small loss in throughput. Focusing on the performance of individual TCP flows, researchers claimed that the output/input capacity ratio at a network link largely determines the required buffer size. If the output/input capacity ratio is lower than one, the loss rate follows a power-law reduction with the buffer size and significant buffering is needed



4. PROPOSED SYSTEM

We devise a "traffic-aware" approach which aims to provide different services for different types of data streams. This approach further reduces the system overhead. Both mathematical analysis and simulation demonstrate that the proposed architecture together with its algorithm reduce the overall SRAM requirement significantly while providing guaranteed performance in terms of low time complexity, upper bounded drop rate, and uniform allocation of resources.

tributed Packet Betlers for High Be		m					C (T 😫 1 🗷
Herback Audio Kolo Kolo Very	- Help	17				1.000	2
No. Ani. Loc. Reason Tax.						0	
							1.0
and the second s	🖸 🔟 - 40 -						
HERE AL PHYSIC MAA JES	an an Agricphicael faile 6.4	to be top database and to be				- 12-	
The and fully Tasks (1977)	Com Com	Testimier	- mar	them.			
- American	THE R. L. DOCTOR AND	The local division in a lo	The second second second	strength a company has	Thermony and		
100	A Description	Contraction and the second sec	Contraction Sections	11 GIS 2011 FM			
The second se			(1997) - 10	1. The second	1		
EXAMPLE AND A DESCRIPTION OF A DESCRIPTI							
Server Transferrer							
	Te .						
	1.463						
learning and the second se						1000 C	
distants		144			2016	A to Company	
Window Dates	107-11-11-1					1.010.000.000	
Address of the second se	100		the second se				and the second se

5. SCREENSHOTS & RESULTS



					513	
		19				
ore tools manufacture and the second	chardborelbored Parker Bellion for Blab Ber				×0+	
STR SEE	alters for High-Res	1000	87	87		
H1.111	Bullines For High Bad					
Destroyer (F -)		Advantation of	Carlos and the second second	Contraction of the second		
man of						
		Carl				
and the second se						
100 kee fin See herbet 1000 (124) 201	e Hitma			-	-	









Image:	- (2 +)
And And Face And Alge Man A	* D *
than Bufferr Fan Digt Sand San Bufferr Fan Digt Sand	
ther before for High-Base	
2 _e	
No more the second s	











6. CONCLUSIONS AND FUTIRE WORK

Building packet buffers based on a hybrid SRAM/DRAM architecture while introducing minimum overhead is the major issue discussed in this paper. To distinctly increase the throughput and storage capacity of a packet buffer, a parallel mechanism using multiple DRAM chips should be deployed. Our analysis shows that previous algorithms make very little effects in exploring the advantage of parallel DRAMs leading to the requirement of large size SRAM and high time complexity in memory management. In this paper, we present a novel packet buffer architecture by using both fast batch load scheme and a hierarchal distributed structure. It reduces the requirement of SRAM size greatly. Both mathematical analysis and simulation results indicate that the proposed architecture provides guaranteed performance in terms of the low time complexity, short access delay, and upper bounded drop rate, when a small speedup is provided

7. REFERENCES

1. A. Willig, A Short Introduction to Queueing Theory, Telecom Networks Group, pp. 19-27, 1999.

2. B. Agrawal and T. Sherwood, "Virtually Pipelined Network Memory," Proc. IEEE/ACM 39th Ann. Int'l Symp. Microarchitecture (Micro '06), pp. 197-207, Dec. 2006.

3. B.S. Arnaud, "Scaling Issues on Internet Networks," http://www.canet3. net/ library/ papers/scaling.pdf, 2001.

4. Cisco, "Cisco Carrier Router System," http://www.cisco.com/en/US/ products/ ps5763 /index.html, 2011.

[5] D. Lin, M. Hamdi, and J. Muppala, "Designing Packet Buffers in High Bandwidth Switches and Routers," Proc. Int'l Conf. High Performance Switching and Routing (HPSR '10), pp. 32-37, June 2010.
[6] D. Lin, M. Hamdi, and J. Muppala, "Designing Packet Buffers Using Random Round Robin," Proc. IEEE GlobeCom '10, pp. 1-5, Dec. 2010.

[7] D. Lin and M. Hamdi, "Two-Stage Fair Queuing Using Budget Round-Robin," Proc. IEEE Int'l Conf. Comm. (ICC '10), pp. 1-5, May 2010.

[8] DRAMeXchange, http://www.dramexchange.com/#dram, 2011.

[9] F. Wang and M. Hamdi, "Scalable Router Memory Architecture Based on Interleaved DRAM," Proc. Workshop High Performance Switching and Routing (HPSR '06), pp. 6-10, May 2006.

[10] F. Wang, M. Hamdi, and J. Muppala, "Using Parallel DRAM to Scale Router Buffers," IEEE Trans. Parallel and Distributed Systems, vol. 20, no. 5, pp. 710-724, May 2009.

[11] G. Appenzeler, I. Keslassy, and N. McKeown, "Sizing Router Buffers," ACM SIGCOMM Computer Comm. Rev., vol. 34, no. 4,pp. 281-292, Oct. 2004.

[12] G. Shrimali and N. McKeown, "Building Packet Buffers with Interleaved Memories," Proc. Workshop High Performance Switching and Routing (HPSR '05), pp. 1-5, May 2005.

[13] H. Wang and B. Lin, "Block-Based Buffer with Deterministic Packet Departure," Proc. Int'l Conf. High Performance Switching and Routing (HPSR '10), pp. 38-43, June 2010.

[14] H. Wang, H. Zhao, B. Lin, and J. Xu, "Design and Analysis of a Robust Pipelined Memory System," Proc. IEEE INFOCOM '10,pp. 1-9, Mar. 2010.



[15] J. Corbal, R. Espasa, and M. Valero, "Command Vector Memory Systems: High performance at Low Cost," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques, pp. 68-77, Oct. 1998.

[16] J. Garcia, J. Corbal, L. Cerda, and M. Valero, "Design and Implementation of High-Performance Memory Systems for Future Packet Buffers," Proc. IEEE/ACM 36th Ann. Int'l Symp. Microarchitecture (Micro '03), pp. 372-384, Dec. 2003.

[17] J. Garcia, M. March, L. Cerda, J. Corbal, and M. Valero, "A DRAM/SRAM Memory Scheme for Fast Packet Buffers," IEEE Trans. Computers, vol. 55, no. 5, pp. 588-602, May 2006.

[18] J. Kleinberg and E. Tardos, Algorithm Design, pp. 758-760. Prentice Hall, 2006.

[19] Juniper E Series Router, http://juniper.net/products/eseries/,2011.

[20] K.G. Coffman and A.M. Odlyzko, "Is There a Moore's Law for Data Traffic?," Handbook of Massive Data Sets, pp. 47-93, Kluwer, 2002.