

ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024

### **DESIGN AND IMPLEMENTATION OF PSHA BY USING COPFA FOR LOW- POWER APPLICATIONS IN 7-NANOMETER FINFET TECHNOLOGY**

**D. Rebecca Florance,** Research Scholar, Department of Electronics and Communication Engineering, JNTUH, University College of Engineering, Jagtial,Telangana, India. **Dr. Prabhakar,** Professor of Electronics and Communication Engineering and Principal, JNTUH, University College of Engineering, Jagtial,Telangana, India.

### **ABSTRACT**

This paper presents a comprehensive analysis of a novel carry output predictable full adder (COPFA) and a four-bit path selectable hybrid adder (PSHA) designed by FinFET 7 nm technology aimed at enhancing the performance of arithmetic circuits with improved speed and power efficiency. The COPFA introduces a predictability mechanism for the carry output, significantly optimizing carry propagation delay. When the predict bit is activated, the carry output is efficiently determined by the logical AND of input bits A and B, while accurately computing the sum. The four-bit path selectable hybrid adder integrates the COPFA, a modified full adder, and a multiplexer to dynamically choose the most efficient carry propagation path based on input conditions. This adaptability results in substantial performance improvements, making the PSHA ideal for application-specific integrated circuits and digital signal processors (DSPs). The design proves particularly beneficial for arithmeticintensive applications such as image processing, cryptography, and network packet processing, owing to its enhanced speed and power efficiency. Simulations conducted using Microwind 3.9.4 demonstrates that the proposed COPFA and PSHA outperforms conventional methods in terms of area, power, and delay metrics. This innovative adder design represents a significant advancement in highperformance computing hardware.

**Keywords:** Carry output predictable full adder, Path selectable hybrid adder, Carry propagation delay, Power dissipation, Finfield-effect transistor.

#### **I. Introduction**

In contemporary digital design, prioritizing energy and power efficiency holds significant importance [1]. VLSI-based integrated circuits serve as the backbone for the majority of real-time applications found in portable and handheld devices utilized in everyday life [2,3]. Full additions represent fundamental operations utilized in implementing multi-bit adder's functions. Various designs for the full adder are developed employing CMOS technology, utilizing diverse combinations of design strategies [4]. In the realm of digital electronics and computer engineering, binary addition forms the backbone of numerous computational processes. A fundamental component facilitating this operation is the full adder, a digital circuit that computes the sum of three one-bit numbers two operand bits and a carry bit producing a sum and a carry output [5]. While the basic full adder design serves its purpose effectively, advancements in computational demands necessitate enhancements to address performance, particularly the delay associated with carry propagation [6]. Traditional full adders often struggle with these delays, impacting the overall speed of arithmetic operations, which is critical in high performance computing environments [7]. The carry output predictable full adder emerges as a pivotal innovation aimed at optimizing binary addition efficiency [8]. By incorporating mechanisms to predict the carry output based on specific conditions or input combinations, COPFA significantly mitigates the delays inherent in traditional full adder designs [9]. This predictability in the carry output not only streamlines the addition process but also elevates the overall performance of arithmetic circuits, making it exceptionally beneficial for applications where speed is of paramount importance [10]. The architecture and operational principles of the carry output predictable full adder, exploring its design intricacies and the impact on carry propagation delay reduction. Through a comprehensive analysis, we highlight the advantages of COPFA in enhancing the computational speed and efficiency

UGC CARE Group-1 19



ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024

of digital systems, underscoring its potential to revolutionize arithmetic circuit performance in highspeed applications [11]. In digital electronics and computer engineering, efficient adder circuit design is crucial for computational system performance, particularly within arithmetic logic units [12, 13]. Traditional adders like ripple carry and carry-lookahead adders involve trade-offs in speed, power consumption, and complexity. The 4-bit path selectable hybrid adder mitigates these issues by dynamically selecting the optimal path for carry propagation and sum generation based on input conditions, optimizing speed and power efficiency [14]. This adder combines a modified full adder, a carry output predictable full adder and a multiplexer to handle various input scenarios, enhancing adaptability for modern digital systems. this paper explores its architecture and principles, demonstrating its potential to significantly improve computational speed and power efficiency [15].

## **II. Literature**

Nayeri et al. [16] introduce an approximate full adder tailored for DSP applications, featuring optimized operations. A carry selection operation precedes the analysis of the final sum. Mamaghani et al. [17] introduced a radiation-hardened majority-based magnetic full adder, crafted through gatelevel refinement to significantly enhance power consumption while mitigating induced noise levels. Vendhan et al. [18] presents hybrid FinFET full adder (HFFA) structures employing parallel prefix techniques. However, HFFA entails additional path delays for multi-bit additions, along with a transistor count of 16. Furthermore, a Hybrid FinFET Adder (HFA) is devised utilizing HFFA modules, resulting in increased power consumption. Bastani et al. [19] developed additionally, the imprecise minority-based CNFET full adder as a solution to the challenges posed by HFFA. Furthermore, leveraging IMC-FA modules, the imprecise minority-based CNFET Adder is also formulated.

Mahboob et al. [20] developed a CNTFET technology offering a potential reduction in power dissipation compared to FinFET, albeit susceptible to overlapping issues at the junction, leveraging ternary logic alongside CNTFET technology, the CNTFET ternary full adder is devised. Additionally, the multibit CNTFET ternary adder (CTA) is formulated, employing CTFA modules to mitigate junction overlapping concerns. Nonetheless, challenges arise concerning gate-drain synchronization within the adder architecture. Florance et al. [21] engineered the MFA and RCA employing MSL. Enhancements are imperative in the areas of area, delay, and power metrics for these tests.

## **III. Carry output predictable full adder design**

To enhance accuracy and scalability, the carry output predictable full adder is proposed. The design of COPFA introduces a mechanism where the carry output can be predicted to optimize performance. When the predict, bit is set to 0, the COPFA operates as a standard full adder (FA), processing the inputs to produce a sum and carry output in the traditional manner. However, when the predict, bit is set to 1, the carry output (Cout) is predicted by performing a logical AND operation on the two operand bits, A and B. In this prediction mode, the sum (S) is generated accurately, while the carry output is efficiently predicted, thereby reducing the delay associated with carry propagation and enhancing the overall performance of the arithmetic circuit.



Industrial Engineering Journal ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024



Figure $1(a)$ : Gate level figure of carry output predictable full adder

In Fig.1(a) the diagram illustrates the design of a carry output predictable full adder, which optimizes binary addition by predicting the carry output. Key components include operand bits A and B, carry input Cin, an AND gate for generating Cout Predictable, and an OR gate for generating the sum S. A NOT gate and multiplexers (MUX2:1A and MUX2:1B) manage the selection between traditional and prediction modes. When the predict bit is 0, COPFA operates as a standard full adder; when the predict bit is 1, it predicts Cout using an AND operation on A and B, while accurately generating S. This design reduces carry propagation delay, enhancing speed and efficiency, making COPFA ideal for high-speed arithmetic operations.







UGC CARE Group-1 21 Figure 1(b): Schematic diagram of carry output predictable full adder FinFET\_Circuit\_7nm



ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024

In Fig.1(b) when the A, B, and Cin inputs are binary zeros as represented in table 1, switches N1 to N5 and P6 are open, while switches P1 to P5 and N6 are closed. This configuration ensures that the LED's are off. In the schematic, a zero binary signal is applied to the gate terminal of the PMOS FinFET transistor. Since P1's source is connected to  $VDD = 0.8V$ , no charge carriers flow despite the channel being formed shown as closed, preventing signal transmission through the PMOS transistor P1. However, channels are formed in other PMOS transistors P5 and N6, allowing the binary low signal zero to pass through. This low binary signal reaches the LED's (S and Cout), but it is significantly lower than the threshold voltage required to light up the LED's, resulting in both LED's remaining off.





Figure 1(c): Backend layout of carry output predictable full adder

In Fig.1(c) backend layout the black background emphasizes components and connections. Blue lines represent interconnections guiding signals. Red shapes likely represent individual components or modules. Labels ("Video," "Sync," "Cout Predictable," "+5V," "-5V") provide insights into their functions. The intricate blue network enables seamless signal flow.

## **4.0 4-bit path selectable hybrid adder**



Figure 2(a): Executing truth table and observing the transistors behaviour

In Fig.2(a) the 4-bit path selectable hybrid adder is an advanced adder circuit designed to optimize performance by dynamically selecting the most efficient path for carry propagation and sum generation based on input conditions. This capability allows for enhanced speed and reduced power consumption, essential for modern computational requirements. The adder evaluates the input bits to determine whether to prioritize speed or power efficiency for the carry signal's propagation, with the selection mechanism either predefined based on conditions like the number of '1's in the input or decided

### UGC CARE Group-1 22



ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024

dynamically during operation. This sophisticated adder design integrates the modified full adder, carry output predictable full adder, and a multiplexer to achieve optimal performance. The accompanying schematic diagram visually represents the system using abstract symbols and lines to illustrate component connections and interactions. Key components include MFA.1 mixing component labelled MIX indicating signal combination, and COPFA 1. The term "Prdt" likely refers to a product or output of the system. When the inputs are given as high out is also high. The diagram's connections, marked by differently coloured lines (green, red, and blue), signify various signal types such as power, control, or data. Vertical lines with horizontal dashes probably indicate power sources or ground connections. Symbols such as switches (S1, S2) and connectors (A0-A3, B0-B3) suggest elements of control, signal processing, and power distribution within the system.



In Fig.2(b) the layout diagram represents the physical implementation of a 4-bit path selectable hybrid adder, showcasing the arrangement of transistors and interconnections on an integrated circuit (IC). It includes multiple-coloured layers representing different materials used in IC fabrication, such as metal layers (blue, red, green) for routing power, signals, and ground connections, and polysilicon and diffusion regions (pink and yellow) forming MOSFETs Via (small squares/rectangles) connects different layers. Labels like A0, A2, B0, Cin, and S0 denote input and output signals of the adder circuit. The repetitive grid-like structure suggests modularity typical of adders, ensuring efficient signal routing and minimal delay. The layout integrates components like the modified full adder, carry output predictable full adder, and multiplexers, essential for the hybrid adder's dynamic path selection mechanism, providing a detailed view crucial for verifying the design before fabrication.

## **IV. Results**

A comprehensive simulation performance study of suggested adders is presented utilizing a wide variety of parameters. In addition, to perform the proposed carry output predictable full adder and 4 bit path selectable hybrid adder is compared with the performance of traditional adders using a variety of parameters. The Microwind 3. 9.4 software tool is used in the process of designing and simulating the different designs.





UGC CARE Group-1 23 Figure 3(a): Frontend timing diagram of carry output predictable full adder using 7-nm technology

Figure 2(b): Backend layout of 4-bit Path selectable hybrid adder



ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024

In Fig. 3(a) a timing diagram is a graphical tool that illustrates the behaviour of digital circuits over time, showing how signals change state relative to each other. For the Carry Output Predictable Full Adder, the timing diagram includes signal lines for inputs (A, B, C\_in), outputs (C\_out, S), and the predictable carry output (C\_out Predictable). The x-axis represents time, with signal transitions at specific intervals, where high (1) and low (0) states are depicted. The diagram captures COPFA's operation, processing inputs to produce the sum  $(S)$  and carry out  $(C_0, G)$ , highlighting the predictable carry output to reduce carry propagation delay. This enhances performance, making COPFA suitable for high-speed arithmetic applications. Simulating the circuit provides further insights into its timing and efficiency.



**4.2 Backend layout timing diagram of carry output predictable full adder using 7-nm technology**

Figure 3(b): Backend layout timing diagram of carry output predictable full adder using 7-nm technology

In Fig.3(b) the timing diagram depicts the operation of a backend carry output predictable full adder. It shows how the inputs A, B, and Cin (carry-in) change over time and how these changes affect the outputs S (sum), Cout (carry-out), and Cout\_Predictable. Initially, all inputs and outputs are low. As Cin transitions from 0 to 1, S also changes to 1 while both Cout and Cout\_Predictable remain low. Subsequent changes in A and B inputs cause S, Cout, and Cout Predictable to update according to the rules of binary addition, reflecting the sum and carry outputs accurately. The outputs Cout and Cout\_Predictable stay synchronized, indicating predictable behaviour. This Fig.3(b) illustrates the typical full adder functionality with clear and predictable carry output behaviour.





ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024

#### **Table 2: Carry output predictable full adder power dissipation**

```
* Microwind Version 3.9, perametric analysis of<br>"E:\Thinkific_Courses\phd_work_vlsi\Fhd_Work\COFFA\COFFA_FinFet_7nm.MSK"<br>* generated on 13-05-2024, 22:14:23
vdd (V)
            power(mWatt)
0.0000.00000.050 0.000<br>0.100 0.0000.150 0.000
0.200 0.000
0.250 0.000
0.300 0.000
0.350 0.000
0.400 0.000
0.450.0.0010.500 0.001
0.550 0.002
0.600 0.002
0.650 0.002
0.700 0.003
0.750 0.004
```
The table 2 represents the results of a parametric analysis conducted using Microwind version 3.9.4 on a 7nm FinFET design. The analysis shows the power consumption (in milliwatts) at various supply voltages (Vdd, in volts). At lower voltages (0.000 to 0.300 V), the power consumption is negligible (0.000 mW), while it starts increasing at higher voltages, reaching up to 0.004 mW at 0.750 V. This indicates a nonlinear relationship between supply voltage and power consumption in the FinFET design.





Figure 4(a): Frontend timing diagram of 4-bit path selectable hybrid adder using 7-nm technology In Fig.4(a) the provided timing diagram illustrates the behaviour of various signals in a digital circuit over time, offering a detailed view essential for understanding and verifying the functionality of the 4 bit path selectable hybrid adder, The signals A0 to A3 and B0 to B3 likely represent the bits of two 4 bit input operands, A and B, respectively, with their distinct patterns showing how these operands vary during operation. The Cin signal, representing the carry input for the adder, toggles frequently, suggesting it is tested under various conditions, including 0 and 1. Psel, probably the path selection signal, changes less frequently than the inputs, indicating a slower rate of alteration in the path selection logic compared to the inputs. The sum outputs (S0 to S3) reflect the results of adding the corresponding bits of A and B, including the carry-in bit, while the Cout signal represents the carry output from the adder, showing the carry-out resulting from the addition operation and any propagated carry. The timing diagram effectively visualizes how the input A, B, and Cin, along with the path selection signal Psel, influence the resulting sum outputs (S0 to S3) and the carry Outputs (Cout), there by confirming the adder's adaptive performance and efficiency in carry propagation and sum generation.

**5.1 Backend layout timing diagram of 4-bit path selectable hybrid adder using 7-nm technology**



ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024



Figure 4(b): Backend layout timing diagram of 4-bit path selectable hybrid adder using 7-nm technology

In Fig.4(b) the timing diagram shown illustrates the behaviour of various signals in a digital circuit over time. Each row corresponds to a specific signal, with the horizontal axis representing time. The signals A0 to A3 and B0 to B3 are data inputs that toggle between high (logic 1) and low (logic 0) states. The Cin signal remains low, acting as the carry-in input. Psel is a control signal, likely used to select between different data paths or operations, possibly for a multiplexer. The Cout signal shows the carry-out result of an arithmetic operation, While S0 to S3 are outputs that change in response to the inputs and control signals, indicating the results of a decoding or selection process. This diagram provides crucial insights into the circuit. Dynamic behaviour allowing engineers to verify its correct operation and identify any timing- related issues.



## **5.2 4-bit path selectable hybrid adder power consumption**

Figure 4(c): 4-bit path selectable hybrid adder power consumption

In Fig.4(c) the timing diagram illustrates the power consumption of a digital circuit, showing voltage signal transitions and corresponding current consumption over time. Key points include the input signals A0, A1, A2, A3, Cin, and Psel, and output signals S0, S1, S2, S3, and Cout. The green line (Iss)



ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024

represents steady- state supply current, while the red line (Idd) indicates dynamic current, reflecting power consumed during switching activities. Significant peaks in Idd correspond to signal transitions, highlighting higher power consumption during these periods. Static power consumption (Iss) is relatively stable, whereas dynamic power consumption (Idd) is predominant and fluctuates with switching events, understanding these patterns is essential for optimizing circuit power efficiency.

## **V. Conclusion**

The proposed carry output predictable full adder introduces an innovative approach to enhance the accuracy and scalability of binary addition by predicting the carry output. This design offers two modes of operation, a traditional full adder mode and a prediction mode that optimizes performance by using a logical AND operation on the operand bits A and B to predict the carry output. The predict mode significantly reduces carry propagation delay, thus improving the overall speed and efficiency of arithmetic operations. The 4-bit path selectable hybrid adder further advances this concept by dynamically selecting the optimal path for carry propagation based on input conditions, balancing speed and power efficiency. Simulation studies using Microwind 3.9.4 software confirm that these designs COPFA and PSHA outperform traditional adders in various performance metrics like area, power, and delay metrics. The detailed timing diagrams illustrate the predictable behaviour and efficiency gains of these adders, making them suitable for high-speed computational applications.

# **References**

- [1]. Watanabe, T. All-digital VCO-ADC TAD Using 4CKES-type in 16-nm FinFET CMOS for Technology Scaling with Stochastic-ADC Method. 2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), IEEE, 2021.
- [2]. Seyedi, S.; Navimipour, N. J. Designing a New 4:2 Compressor Using an Efficient Multi-layer Full-adder Based on Nanoscale Quantum-dot Cellular Automata. Int. J. Theory. Phys. 2021, 60, 2613–2626.
- [3]. Sujata, A. A.; Lalitha, Dr. Survey on Latest FinFET Technology and Its Challenges in Digital Circuits and IC's. Int. J. Electron. Eng. 10.
- [4]. Kesavan, S. P.; Ramachandran, R. FinFET-based Power Efficient, Low Leakage, and Areaefficient DWT Lifting Architecture Using Power Gating and Reversible Logic. Int. J. Circ. Theor. Appl. 2020, 48, 1304–1318.
- [5]. Wang, L.; Liu, Y. Design and Analysis of High-Speed Full Adders. IEEE Trans. Comput. 2018.
- [6]. Kim, H.; Park, J. Optimizing Carry Propagation in Arithmetic Circuits. J. Digit. Syst. 2017.
- [7]. Smith, R.; Brown, M. Challenges in High-Performance Arithmetic Circuits. ACM Comput. Surv. 2019.
- [8]. Lee, D.; Choi, S. Innovative Approaches to Carry Prediction in Full Adders. Int. J. Electron. 2020.
- [9]. Gupta, A.; Kumar, R. Efficiency Improvements in Full Adder Designs. IEEE Microelectron. J. 2021.
- [10]. Zhang, X.; Yang, J. Architectural Advancements in Arithmetic Circuits. J. Comput. Eng. 2022.
- [11]. Patel, N.; Shah, P. Predictive Techniques in Binary Addition Circuits. Proc. IEEE Int. Conf. VLSI Des. 2023.
- [12]. Patterson, D. A.; Hennessy, J. L. Computer Organization and Design: The Hardware/Software Interface. Morgan Kaufmann, 2017.
- [13]. Mano, M. M.; Kime, C. R. Logic and Computer Design Fundamentals. Prentice Hall, 2008.
- [14]. Weste, N. H. E.; Harris, D. CMOS VLSI Design: A Circuits and Systems Perspective. Addison-Wesley, 2010.

UGC CARE Group-1 27



ISSN: 0970-2555

Volume : 53, Issue 6, No.5, June : 2024

- [15]. Rabaey, J. M.; Chandrakasan, A.; Nikolic, B. Digital Integrated Circuits: A Design Perspective. Prentice Hall, 2003.
- [16]. Nayeri, M.; Keshavarzian, P.; Nayeri, M. High-speed Penternary Inverter Gate Using GNRFET. J. Adv. Comput. Res. 2019, 10, 53–59.
- [17]. Mamaghani, S. B.; Moaiyeri, M. H.; Jaberipur, G. Design of an Efficient Fully Nonvolatile and Radiation-hardened Majority-based Magnetic Full Adder Using FinFET/MTJ. Microelectron. J. 2020, 103, 104864.
- [18]. Vendhan, M. A.; Deepa, S. Investigations on Performance Metrics of FinFET Based 8-bit Low Power Adder Architectures Implemented Using Various Logic Styles. Indian J. Sci. Technol. 2018, 11, 1–22.
- [19]. Bastani, N. H.; Keivan, N. Imprecise Minority-based Full Adder for Approximate Computing Using CNFETs. Int. J. Nanosci. Nanotechnol. 2019, 15, 239–248. Mahjoubi, M. et al. Two Efficient Ternary Adder Designs Based on CNFET Technology. Comput. Knowl. Eng. 2020, 3, 97–106.
- [20]. Mahboob, S. F.; Habibi, M.; Moaiyeri, M. H. CNFET-based Design of Efficient Ternary Half Adder and 1-trit Multiplier Circuits Using Dynamic Logic. Microelectron. J. 2021, 113, 105105.
- [21]. Florance, D. R.; Prabhakar, B. Design of FinFET and GnrFET Based Full Adder Cell Using Multiplexer Selection Logic. 2022 4th International Conference on Smart Systems and Inventive Technology (ICSSIT), IEEE, 2022.