



## **ANALYSIS ON CREATING A FAST AND ERROR-FREE MEMORY COMPUTING SYSTEM USING ADDRESS-BASED SRAM ARCHITECTURE**

**P Rajesh**, Dept of Electronics and Communication Engineering, Sree Venkateswara College Of Engineering, Nellore (Dt), Andhra Pradesh, India.

**G.Usha Rani**, Dept of Electronics and Communication Engineering, Sree Venkateswara College Of Engineering, Nellore (Dt), Andhra Pradesh, India.

**G.Venkateswarlu**, Dept of Electronics and Communication Engineering, Sree Venkateswara College Of Engineering, Nellore (Dt), Andhra Pradesh, India.

**CH .Sainath**, Dept of Computer Science and Engineering, Sree Venkateswara College Of Engineering, Nellore (Dt), Andhra Pradesh, India.

### **ABSTRACT**

In this project design a high speed and fault free memory computing with address based SRAM architecture is executed. The important purpose of this project is to decrease the suspension and improve the performance of system. BIST tests the input originally before sending the data to the SRAM controller circuit block. CRC would find and fix any flaws in data that it receives, providing reliable information. Data addresses are decoded by the addressable control unit using the row and column decoders. The data is decoded using a row decoder and a column decoder using a column format. The row and column data is going to be stored in an SRAM array. There will be read and write operations on this data. Xilinx technologies is being used to replicate this. As can be seen from the outcomes of the simulation, the best result can be measured in terms of latency and area.

**Key Words:** BIST (Built in Self Test), SRAM (Static Random Access Memory), Row address, Column Address, CRC (Cyclic Redundancy Check).

### **I.INTRODUCTION**

Static Random Access Memory (SRAM) makes up a significant portion of a system on a chip (SoC) and is extremely important to the SoC's overall performance and area. Memory arrangement engineers intend to place whatever numerous cells that are appropriate for segments to allow integration of auxiliary hardware because location is a significant consideration while designing circuits [1].The inability of the standard 6T and 8T cells to function in longer lengths severely restricts their ability to function. Scaling has been used in recent times to produce the improved CMOS device. [1].

Operating low power circuitry is a crucial parameter for today's integrated circuits. The desire for longer battery life is driving researchers to look for novel innovations and device systems that provide better and longer performance in the context of small battery-powered electronic devices including smaller radio devices, cell phones, and portable computers. Furthermore, reducing power dispersing is evolving into a crucial fundamental problem for non-compact instances [1]. It is also crucial that there be a basic occurrence in order to meet the continual performance of sophisticated programmed in computers. fortunately as technology develops, sprinkling currents become a significant proponent of the distinct power distribution.

To reduce fluctuations in power and avoid unsteady quality issues in highly detailed sub millimetre services, a decrease in power supply voltage is necessary [2]. Voltage scaling keeps the operation going along with supply voltage scaling, but it exponentially raises the sub threshold overflowing currents. This increased spilling and decreased supply voltage result in circuits operating unreliable and attempts to keep. In order to describe digital CMOS circuits that have decreased dynamic and spilled power, a worthy deferral, and a noisy edge, an active is

made in this suggestion. Three distinct digital CMOS circuits are examined for the use of various power reduction techniques. [3].

Strong, professional processors are required due to the growing demand for small, battery-operated frameworks. For purposes like proper figuring out, efficiency is usually the most important requirement. These embedded structures require constant battery charging. The problem is becoming increasingly severe in remote sensor systems that are used to check natural characteristics. [4].

Memory architectures are now an essential component of modern VLSI designs. Semiconductor memory is a fundamental component of intricate VLSI architectures and is essentially just one memory chip. The most common approach to downsizing is to repeatedly press in as much memory as is logically possible in a particular area. The trend for condensed figures has led to memory power problems. The scaling of device sizes, low limit voltage, and ultra-thin gate oxide were all put to the test over time by fluctuations, and as a result, reliability-related problems.

The impact of SRAM has grown significantly as battery-powered portable devices and low force sensor uses proliferate. The majority of SRAM plan effort was focused on promoting scaling of voltage and increasing yield. The conventionally fulfilled six transistor (7T) cell in SRAMs enables high its thickness, bit-interleaving, and rapid difference recognizing but suffers from half-select security, read-upset dependability, clashing perusing and composition measuring, and read-upset reliability. Previous attempts to solve these problems included assistive technologies, unique cell structures, engineering advancements, or creative turns of events. Voltage level changers are commonly used in the development of SRAMs to provide multi VDD biasing, which results in low power expenditures and low delayed.

## II. EXISTING METHOD

Unfortunately, the effectiveness of contemporary methods to limit the force utilization are being discussed as much as the force utilization of SRAMs. Finally, the five-transistor bit-cell is presented as an intriguing alternative, albeit in a form factor known as 5T-Portless. Because of its superiority, static uncontrolled access recollections (SRAM) are most frequently used; a chip can have up to 70% SRAMs in transistor tally or territory. The semiconductor sector is pushing for further inclusion and size reduction, and the development of an innovation centre is becoming more difficult and expensive.

Fig. 1: SCHEMATIC OF EXISTING DESIGN




Fig. 1 depicts the very initial SE-10T SRAM cell of the newly developed bit cell. The 6T cell now has a 4T read port that is built of an inverter and a gearbox door (TG), which keeps the read route out of the inner capacity hubs. The read bit line (RBL) operates using the TG (M8 and M9), that is restricted by two integral read word lines (WLs), through the inverter (M6 and M7), that is powered by centre QB. Throughout a read action, this SE-


10T cell can fully charge or discharge RBL by itself. Consequently, setting up a pre charge circuit for RBL is completely unnecessary.

The essential level of consistency becomes more challenging to satisfy when memory size is increased. In modern innovation centers, this serves as the primary testing for SRAMs. With further CMOS advancements, the force utilization increases. Low edge voltages are needed for CMOS scalability in conjunction to extremely thin gate oxides to maintain the present drive and keep an eye on limit voltage variations while dealing with short-channel effects. Low limit voltage causes the sub-edge spilling current to grow exponentially, increasing the static force utilization. The force of motion is indicated by the charging and discharging of large piece lines' capacitance, that indicates a significant portion of intensity utilization while composition or reading tasks.

### III. PROPOSED SYSTEM

The suggested system's architecture is depicted in figure (2) beneath. BIST tests the input immediately before sending the data to the SRAM controller circuit block. CRC will find and fix any flaws in the data it receives, providing reliable information. Data addresses are decoded by the addressable control unit using the row and column decoders. The data is decoded using a row decoder and a column decoder using a column format. The row and column information is going to be stored in an SRAM array. There is going to be read and write operations on such information.

Fig. 2: PROPOSED METHOD



### SRAM

The demand for the dimension of integrated circuits (ICs) is constantly increasing and the category or transistor size is decreasing due to the semiconductor industry's rapid growth. SRAM, or static random-access memory, is a crucial component of modern electronic devices. A base approximated memory cell is appealing to achieve higher coordination thickness of SRAM, yet this fundamentally increases spillage current. Backing spillage is a key component that is added to current spillage in lesser creativity. Multifunctional handheld devices also spend a lot of time in backup mode; therefore, spillage in this mode is also a real concern since it shortens the time for battery recharging. The circuit is operated at a lower flexible voltage to reduce the leakage current in Complex Metal Oxide Semiconductor (CMOS) development yet this is back in speeding of the circuit.

Using transistors that have reduced threshold voltages helps reduce postponement, but doing so increases leakage current (basically the sub-edge leakage current). To build a memory cell with less backing leaking and greater solidity, there must be several requirements, and significant improvement is required. Smaller size and decreased voltages seriously impair the stability of knowledge in cells. The stability of SRAM depends on unchanging, dependent on various other cell borders.

### CYCLIC REDUNDANCY CHECK

The primary goal of cyclic consistency check is to identify and fix faults.

### ROW ADDRESS

They include the cells which the word decoders use to produce word line signals. The above arrangement creates word lines from a set of n address lines. A single line at most is active at any given moment.


### COLUMN ADDRESS

Specific bit lines are chosen by column address for connection to sense boosters. Whether detecting each bit of line and extracting a few of them, or utilising pass gates for connecting access to a few sense amplification inputs, is used to achieve this.

### IV. RESULTS

The suggested system's RTL architecture is shown in picture (3) beneath. Both inputs and results are combined in an RTL schematic.

Fig. 3: RTL SCHEMATIC



The recommended system's architecture concept is shown in figure (4) following. Combining a lookup table, a k-map, a buffer, an equation, and a truth table makes up a technological design.




Fig. 4: TECHNOLOGY SCHEMATIC




Fig. 5: OUTPUT WAVEFORM

## CONCLUSION

Hence design a high speed and fault free memory computing with address based SRAM architecture is enforced. Data addresses are decoded by the addressable control unit using the row and column decoders. There will be read and write operations on this information. Xilinx software is being used to replicate this. As can be seen from the simulation results, the best result appears with respect to latency and area.

## REFERENCES

1. Shourya Gupta, Benton H. Calhoun, "Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS", 1549-8328 © 2018 IEEE.
2. Chinmay Sharma, Varun Chhabra, "Design of SRAM array using Reversible logic for an efficient SoC design", 978-1-5386-1887-5/17/\$31.00 ©2017 IEEE.
3. Colin David Karat , Soorya Krishna K, " Design of SRAM Array Using 8T Cell for Low Power Sensor Network", 978-1-4799-9991-0/15/\$31.00 ©2015 IEEE
4. P. Raikwal V.Neema A. Verma, " Design and Analysis of Low Power Single Ended 8T SRAM ARRAY (4x4) at 180nm Technology", 978-1-5090-4620-1/16/\$31.00 ©2016 IEEE.
5. Shashank Ranganath, Shankaranarayana Bhat M., Alden C. Fernandes , " Design of Low Leakage SRAM Bit-Cell and Array", MSRIT, BANGALORE, India, 21-22 NOVEMBER 2014
6. Srinivasulu gundala, et al, "A Novel High Performance Dynamic Voltage LS", ARPN Journal of Engineering and Applied Sciences, Vol. 10 No. 10, pp 4424-4429, 2015.
7. Srinivasulu gundala, et al., "Nanosecond Delay LS with Logic level Correction", in ICAECC, Bangalore, 2014, pp 26-30, 2014.
8. M.Mahaboob Basha et.al. "Novel Low Power and High speed array divider in 65 nm Technology" ,International Journal of Advances in Science and Technology, Vol. 6, No. 6, pp.44-56, ISSN: 2229-5216, 2013.
9. M.Mahaboob Basha et.al. "An efficient model for design of 64-bit High Speed Parallel Prefix VLSI adder", International Journal of Modern Engineering Research, Vol.3, Issue.5, pp.2626-2630, ISSN: 2249-6645, 2013.
10. Hidehiro Fujiwara, Shunsuke Okumura, Yusuke Iguchi, Hiroki Noguchi, Hiroshi Kawaguchi, and Masahiko Yoshimoto , "A 7T/14T Dependable SRAM and Its Array Structure to Avoid Half Selection", 1063-9667/09 \$25.00 © 2009 IEEE.