Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

Design of an innovative adder for effective video and image processing accelerators

Pamisetty Chandana[1], N. Naveen Kumar[2], Dr. Y.L. Ajay Kumar[3]
[1]Assistant Professor, [2]Assistant Professor, [3]Associate Professor, ECE Department, Anantha Lakshmi Institute of Technology and Sciences, Ananthapuramu, Andhra Pradesh, India.

Abstract

In this work a novel implementation has designed for accelerator architecture related to multiple operation in different arithmetic and logic operation. Many optimization techniques are available for above frame work but don't decrease the energy efficiency and cell technology. The proposed methodology consists of two objects: Faster and less computational architecture design. and Low power approximation of adder design. In this work also analyse the performance metrics of adder (parallel prefix adder), energy efficiency analysis under voltage scaling. In this project some techniques failed in the operation and energy point of view. Number of computational methods are more in existed method. Filters don't reach the short cut off. At final Gaussian image filter and sobel operator if the help of (sos) parsevals theorem image filter has been verified for high-speed error less design. In this energy reduction ranging from 9.9% to 97%has been investigated by using different multilevel investigation under analysis.

Keywords: SOS adder, approximate adder, image filter

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

1. INTRODUCTION

Paper introduces a modern design approach to investigate state-of-the-art estimated adders for accelerator architectures built to maximize multiplier-less multiple constant multiplication. The suggested method consists of: 1) a heuristic quest to look for quick and feasible approximate configurations of the evaluated architectures; 2) low-power strategy for hybrid approximate add-ons for the creation of accelerators based on transmission and add-on trees; 3) a high-performance assessment utilising simultaneous prefix additional and low power analysis Two case studies evaluate the recommended approach: 1) Gaussian picture filter and 2) Operator Sobel.

The exact and approximate picture filters were described in the language of the proposed technique in very quick integrated circuits. The findings indicate that energy cuts range from 7.7% to 73.2% during different degrees of efficiency, considering the applications being tested, after a synthesis of a standard 45-nm cell-based technique.

Image and video processing

Digital Image Processing (DIP) work started with NASA's space exploration programmed in the 1960s. Pictures were transmitted (painfully slowly) pixel by pixel, and often the image's colour / intensity chart was generated by hand by simply drawing a square on a very wide sheet of paper with the relevant colour. Digital machines were used to fix lens blurring, and enhancing methods were created to increase image detail. Interestingly, the growth of DIP matches closely the creation of image replication and display devices1 e.g. laser (dry ink) printing, dye sublimation printing, wax transfer and now ink jet printing.

The last 5 years have witnessed an increase in computer video devices and digital visual media supply. Digital TV set top boxes are now accessible free from SKY in Ireland, SKY has been transmitting DTV for 3 years. DVD (Digital Video Disk) revenues outperformed CD sales at a similar stage of releases. PDAs (Personal Digital Assistants).

including Compaq Imode, HP Journada, Visor, PalmPilot also aim to provide all camera add-ons and wireless. WebCams have long been possible and digital cameras are improving.

Health imaging is mostly exclusively in the digital domain, since it is far simpler to control and improve diagnostic pictures. Words like JPEG, MPEG, AVI, Images appear to be seen as popular among under 20's. Unique film fx is the rule today.

Motion and Video Processing

In standard video clips, scene material stays mostly the same from frame to frame. This means noise reduction and insufficient data interpolation for projects. Many more data may be used to expose the underlying 'initial, clean' data than still photos. Consider a series depicting a newscaster reading the news to say one of the frames is incomplete. Since we realize the scene hasn't shifted much in frames, we may easily swap the missed frames with one of the neighboring ones. We couldn't do this with a photograph and 90instance.

In non-motion-compensated transmission, data is collected from the video stream through a direction that is always right to the picture plane. Pixels referring to the same space position are clearly extracted and analyzed as from the same underlying mathematical method. This is seen in the diagram top.

Using movement-compensated processing, pixels are extracted into trajectories. These trajectories must be calculated utilizing a motion estimator as mentioned earlier in this course. This method of processing is seen in figure 1.

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

An entity is seen travelling around a 1-D image series with a blue line separating the frames into an area processed withoutmoving (top) and utilizing movement- compensated processing (below). Arrows indicate processing path. Using motion- compensated encoding, motion blurring and ghosting artefacts are significantlyminimized



Figure 1 Motion compensated and Non-motion compensated video processing.

.In the bottom half of Figure 1 the extracted data is still statistically homogeneous, since the extraction follows some movement. The figure, however, often indicates an issue with occluded or exposed areas. The course will no longer be pursued in such situations, or some provision must be created for skipping frames to retrieve a full data vector.

Video Compression

Image encoding codes image sequences at low-bit rates. In a picture series, there are usually strong correlations between consecutive sequence frames, in addition to the normal spatial correlations within each frame.

Video coders seek to take full advantage of temporal interframe correlations (between frames) and spatial correlations (within frames).

Energy Efficiency

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

Ultimately, energy conservation means getting anything for less: that is, extracting as much usable resources out of as less electricity as possible and not letting waste go. For eg, consider an old-style light bulb. These bulbs produced light, but the process wasted much heat. New energy-saving light bulbs produce the same amount of light without producing waste heat, utilising less energy first.

The same idea extends to all energy-saving equipment. An energy-efficient refrigerator can use less electricity than an old model, but keep your food cold, and an energy-efficient laundry machine can make your laundry smell new and clean without consuming as much electricity as an older version.

The term energy conservation may also be used more broadly. Instead of concentrating on one item's energy efficiency (such as an appliance), we should even look at entire buildings' energy efficiency. When two buildings are provided with the same volume of electricity to produce heat, the building that can generate and hold the most heat is the more energy-efficient building.

Energy use has risen remarkably quickly in recent decades. We risk using the planet's natural capital, damaging vital ecosystems, and polluting the air we use to breathe.

Energy efficiency is a means of controlling and controlling energy usage growth, protecting wildlife ecosystems, safeguarding the earth, and ensuring that energy is available for future generations.

Energy conversion efficiency

Energy conversion efficiency (π) is the energy-related ratio of an energy conversion machine's usable performance and input. Input and usable performance can be chemical, electrical, electronic, light (radiation), or heat.

$$\eta = \frac{P_{\text{out}}}{P_{\text{in}}} \text{ Even}$$



Figure 2: Useful output energy is always lower than input energy.

Generally, energy conversion performance is between 0 and 1.0 or between 0 and 100%. Efficiencies cannot reach 100%, e.g. with a perpetual motion computer. Other efficacy tests that may reach 1.0 are used by heat pumps and other machines that transfer heat rather than transform it.

The Convention should be specified when addressing the efficiency of heat motors and power stations, that is, HHV (i.e. Gross Heating Value, etc or LCV (e.g. Net Heating Value), and whether gross production (on the generator terminal) or net power output (at the power plant fence) is taken into consideration. They are different, but all have to be listed. By nature, ambiguity is constant.

Adder (electronics)

An adder is a digital circuit which adds numbers. Adders in arithmetical logic units or ALU are found in certain machines and other forms of processors. They are used for the computation of addresses, table tables,

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

increment and decrement operators and related operations in other areas of the processor.

Binary adders

Half adder

Half adder introduces two binary digits A and B. It has two outputs, (S) and (C) hold. The carry signal exceeds the next digit of a multi-digit extension. Summary meaning is 2C+S. The simplest half-adder configuration, pictured on the right, involves a S XOR gate and a C AND gate. The Boolean rationale for the number (in this case S) will be A′B+AB′ while AB will be the carry (C). By inserting an OR gate to merge their efficiency outputs, two half-adders may be merged to produce a complete adder.[1] The half-adder incorporates two input bits and produces a carry and number, which are the two outputs of a half adder. Half-adder input variables are named augend and add-on bits. Sum and hold the performance variables. The half-adder truth table is:



Figure.3: Half adder logic diagram

Full adder

A full adder includes binary numbers and transmitted meaning accounts. A one-bit complete adds three units, often writen as A, B and Cin, A and B, and a bit from the smaller previous stage.[2] Usually, a full adder is part of a cascade of adders adding binary numbers 8, 16, 32, etc. The machine delivers 2-bit performance. Input and total usually defined by C_{out} and S, where the sum is $2C_{out}+S$.

A full adder may be used in numerous ways, like a personalized transistor or other gates. One illustration of this is S = A ⊕B ⊕Cin, and

$C_{out} = (A \cdot B) + (C_{in} \cdot (A \oplus B))$.

The final OR gate before carrying is substituted by an XOR gate without modifying the reasoning for this implementation. Only two gates is helpful because the circuit has just one type of a gate per chip utilizing a single integrated circuit chip.



Figure 4: Half adder using NAND gates only.

A full addition may also be constructed by linking A and B to the entrance of a half adder, taking the sum-output S into the second and Cin into the other entrance and eventually connecting the outputs of the two half adders to the OR gate. The second half adder sum-output (S) is the actual sum-output of the entire adder, and the OR gate output is the end product (Cout). The vital route of a full adder passes through both XOR doors and finishes on description. If an

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

XOR gate is delayed, the delay on the crucial path of a full adder is equal to

$$T_{FÆ} = 2 \cdot T_{XOR} = 2D$$



Figure 5: Half adder in action

2. Literature Survey

Developing and implementing accelerators may have high efficiency at ultra-low power for an application area. Set, programmable or reconfigurable accelerators may be available. A variety of such accelerator models have a major architecture, power/performance and planning consequences with the inclusion of a system-on-chip (SoC) or chip-multiprocessor (CMP). In this essay, we describe key concerns and review the opportunities and challenges for architectures and systems rich in accelerators. In each of these fields, we will identify example solutions as a possible route for further exploration.

This paper covers architectures rich with accelerators and outlines the key obstacles. Since small-form factor systems have a wall power and a battery life limitation, accelerator-rich architectures become more popular. We summaries the ramifications of accelerator-rich architectures in the paper and highlighted key fields for more study on certain key problems and opportunities. Key research areas concentrate on accelerator design techniques, accelerator architecture ramifications, accelerator incorporation and interfacing, and programming models then APIs aimed at accelerator-rich architectures. To significantly increase energy performance, we agree that potential processors need to move beyond parallelism to have customization support for design, allowing devices to respond to various applications. We expect that potential architectures can use accelerators widely to dramatically minimize energy consumption. These architectures present several new issues and opportunities, including the synthesis of the compressor, pacing, sharing, virtualization, memory hierarchy maximization, and powerful compilation and run-time support. In these ways we analyses and discuss ongoing work and additional challenges to the progress of our study in the domain-specific computing Centre.

Compostable accelerators were found to be capable of carrying a variety of working loads with special purpose monolithic accelerators. As well as having beneficial performance, compostable accelerators offer a viable programming system that is free of much intractability in terms of both estimation and technical costs. Though we have seen a vast concept field to explore while this study may not reveal the strongest potential for a central accelerator network or even for the construction of a CHARM island. We could not include other works, such as memory system design [7] and compiler support, which are important for accelerators-rich architectures due to the

page limit. Size the performance of a resource-restricted transformer implies the energy expended per instruction is decreased, as energy / op / second is electricity. We measure the power production and energy overhead source of a 720p HD H.264 encoder running in a four-processor CMP system in order to understand which processor quality would improve and what needs to be done to catch them. The initial running costs are big: The CMP is 500 higher than an ASIC that does the same job. Through transforming the CPU into a patented H.264 encoding method, we explore ways to reduce such overheads. Optimizations that are commonly available including single commands, multiple data units boost CMP performance 14 rpm and 10 rpm, 50 rpm lower than the ASIC. The issue is that the simplicity of running cost in H.264 is so limited that 90% of energy is still overspent even for a SIMD system of more than 10 ops per cycle. Requires algorithm-specific optimisation to improve ASIC performance and efficiency. We create a huge, customised functional/storage unit for each H.264 sub algorithm to conduct hundreds of operations per instruction. Instead of 10 rpm, this improves the power efficiency and the ultimately configured CMP produces the same performance and the ASIC solution energy in a similar range of 3 rpm.

A multiplier block consisting wholly of additions, substruction's and modifications can be complemented by the set of fixed-point constant. Continuous multiplication (MCM) is defined as multiplyer blocks creation from a number of constants. The approach with the least amount of supplements and subtraction is known as the correct one. A new heuristic MCM dilemma algorithm is suggested, which searches for solutions with additions and substruction's up to 20 percent smaller than those found by the best-known algorithm. At the same time, unlike the closest competitor algorithm, our algorithms are not limited by constant bit widths. We present our algorithm and have a detailed runtime analysis and experimental evaluation utilizing a unifying structured framework to best graph-based MCM algorithms. Within the time span necessary for most implementations, our algorithm will overcome problems with 100 32-bit constants. The new algorithm on www.spiral.net is being applied.

In addition, we have shown the most practical cases: bit width b, 32 and n, 100 consolidations, as a new MCM algorithm provides far better results than previous methods. But the new algorithm produces solutions asymptotically without any existing enhancement than add/remove operations such as CSD and any other algorithms. The A-distance computation and estimate method used in this paper should be useful for more research in this area. Heuristic development may be one way, which at present combines A distances trivially. Another way to enhance MCM blocks, such as vital paths, would be utilizing this platform or minimizing the requisite changes. The biggest unanswered problem is that SCM and MCM decomposition have the real asymptotic worst-case cost. The precise limitations remain elusive in the simpler question of inclusion chains.

While some potent high-level algorithms are suggested to execute the most restricted amount of addition and subtraction processes using several constant multiplications (MCM) they do not understand the low-level implementing problems that impact specifically the MCM design, latency and power dissipation. In this paper, the addition and the subtraction architecture used for the MCM operational

design was initially field-efficient. We then propose an algorithm to look for an MCM architecture with the smallest zone taking the cost of each gate level operation into account. The proposed algorithm is designed for smallest area approach to address the region and delay tradeoff in the MCM architecture, subject to time constraints. The experiments have shown that, compared with common algorithms, the algorithms proposed generate low complicity and high-speed MCM architecture to optimize the number of operations and areas in the gateway process.

In this post, we presented a new MINAS (GB algorithm) that looks for MCM Architecture's smallest area solution with a cost-addition guide and gate-level metrics subtraction operations. We have introduced an algorithm (MINAS-DC) to control the user-defined delay limit to tackle regional delay and delay compromise. Specifically, the experimental results indicate that MINAS substantially increase the selection over strong GB algorithms built to optimize the issue of the gate level and the same CSE-algorithm. In addition to MINAS-DC, the common GB algorithm for the MCM problem offers a low-comprehensibility and high-speed MCM architecture with regard to those achieved by delay.

Approximate computation recently emerged as a compelling solution to digital systems' energy-efficient architecture. Approximate computation depends on the willingness of multiple devices and software to withstand any lack of consistency or optimum performance. By easing the need for completely detailed or determinist procedures, estimated computing techniques allow dramatically improved energy performance. This paper summarises recent advances, including the creation of estimated arithmetic blocks, the associated error and quality measures and computational techniques at algorithm stage.

Diminishing gains from technology scaling also forced programmers to search into alternative computer science outlets. Multicores & heterogeneous accelerator-based architectures remain a by-product of this pursuit towards boost computational platform efficiency at equivalent or else lower power budgets. Given the need aimed at fresh technologies towards support these developments, we are addressing estimated computation, which has drawn tremendous attention during the past decade. Although the central concepts of approximate computation—computing eciently by generating results that remain sufficiently reasonable or else of scient quality—are not recent then remain shared through many fields as of algorithm design towards networks then distributed systems, these principles have been percolated across all computing stack levels, including circuits, architecture, and applications. Approximate computation methods have developed from ad hoc and application-specific to wider, backed by formal architecture methodologies. Finally, the advent of workloads such as identification, mining, quest, data analytics, inference, and vision significantly enhances prospects for rough computing. We define the vision and core concepts that motivated our work and outline a comprehensive cross-layer architecture for estimated computation.

The disparity created by declining benefits from technology scaling on the one side, and expected growth in computer demand on the other, contributed to a search for new sources of computer science. Approximate computation promises as a modern layer to refine computing platforms. Although several developments in estimated computation have been created, more

continues to be studied, and many problems continue to be solved. These involve creating a methodology to define and verify quality, combining strategies proposed at different stack levels into a coherent, cross-layer structure, expanding approximate computing beyond the processor sub-system into storage and I/O and assessing the benefits of approximate computing in real-end systems. Addressing these problems is key to future approximate computation.

3. Excited Method

Since the add-and-shift implementation is an efficient method to conceiving image philtres, the study in [22] examines the usage of Copy adder and ETAI within add-and-shift accelerators aimed at Gaussian & Gradient image filtering. Therefore, their solution remains towards follow a heuristic scan, based on estimated performance magnitude, towards combine various estimate parameters within the architectures. To test these philtres' quality answer, every approximate adders' configuration is simulated with various parameters of approximation.After that, consistency restrictions are applied to pick a range of configurations synthesized and evaluated for energy consumption. [22]'s dissertation provides fascinating power outcomes aimed at iso-performance research. The best-case power reduction is around 50% given 45 nm technology. However, minimal consistency and real-time assessment remain presented. Their dissertation did not discuss full frequency analysis, then only RCA implements the exact aspect of the adders.

In [23] ETAI is discussed, but for the estimated portion, the writers suggest using OR gate instead of XOR ones. They follow a heuristic search focused on the amount of adder measures in critical path considering add-and-shift trees for FIR picture philtres. Different FIR philtres and "Lena" benchmark also test their concept technique. While the writers use simulation-based analysis, the application quality analysis remains not thoroughly discussed. Total energy savings of 50.7 percent aimed at 65 nm ASIC implementation.

This segment describes the approach suggested to investigate our estimated hybrid adders. Figure 3 demonstrates the simple concept flow. The first move is to simulate the programmed being tested through adopting MatLab or else C models based on all architectures & estimated adders. In MatLab and C, the approximate hybrid adder models are introduced.



Fig. 6. Proposed design methodology.

Simulation scripts build add-and-shift philtre frameworks. The feature is named to conduct the required additions, with the required parameters to choose from approximate hybrid adder sort, approximate part number of bits, and so on. Quality measurements are developed by using actual test cases. The next step is the application consistency assessment with all estimated configurations practiced. After that, various

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

quality standards are chosen to automatically produce Register Transfer Level (RTL) designs. Logical synthesis for any RTL file is accomplished using standard library files of cell technology (i.e.,.lib,.lef, cap tables, etc.). The mapped netlist of the gate level is built to allow for the next simulation process after synthesis. Users are used for simulations to capture a swapping process contained in the archives of Value Change Dump, or Toggle Count Format, in the popular cell technology library files (e.g. Verilog with the typical cell behavioral model) and in real cell control situations. A capability evaluation is then carried out using the netlist, cell technology library data and VCD or TCF files.

The proposed hybrid estimated adders, the accelerator designs under study, and the proposed heuristic implemented for simulation are seen in the next subsections.

Hybrid Approximate Adders for Shift-and-Add Architectures

The photos of Gussian 5/5 and of Sobel 3/3 are the same as those of Oliveira et al.[22]. The architecturesused in this test are close.



Fig 7. Gaussian image filter architecture.



Fig. 8 Gradient image filter architecture.

The contract is seen in Gaussian architecture, where the adder tree has been reorganized partly to allow ties to overlap areas of service. It takes place to take advantage of the power efficiency of the hybrid adders suggested and to improve the proposed search heuristic presented in the following paragraph.

Search Heuristic

Exhaustive looking for the most energy-efficient configuration in simulation-based methodologies appears towards remain time-consuming or else prohibitive. Using search heuristics remains therefore important in this scenario. As seen above, similar studies in [22] and [23] suggested quest heuristics aimed at energy-efficient accelerators. In this work, the proposed solution remains towards first set k1 and k_2 parameters for conflicting and unnecessary change regions. The next move is to look for different k_3 parameters aimed at all tree adders in an iterative procedure.

Algorithm 1 demonstrates the heuristic algorithm. We will observe that the parameters k_1 and k_2 are constant, while the k_3 is iterated for various estimated configurations. During the initialization phase as of lines 1 towards 9, the parameters k_1& k_2 remain defined through the overlapping regions shown in Fig 3.4. The iteration in lines 10 to 12 establishes and

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

initializes the data structure that holds the k_3 values aimed at each adder in the philtre architectures. K_3 parameters are searched in lines 14 towards 17. The consistency metric remains stored for each k_3 parameter value after running the programmed. The application efficiency is measured and quantitative measure is determined using actual test cases.

Algorithm 1 The Simulation-Based Search Heuristic

Input: The array structure T containing the pairs a and b of left shifted bits per adder in the tree (right shifts and no shifts are treated as zero)
Input: The maximum number of configurations N to be tested
Input: The data set Y of real test cases
Output: The array structure S containing the values for k_1 and k_2 per adder node in the tree
Output: The 2-D array Q containing the values for k_3 per adder node in the tree and N tested configurations
Output: The array P with length N containing the application metric per tested configurations

```
1  initialization of the hybrid approximation;
2  for i ← 0 to length(T)−1 do
3  |  if T[i].a ≥ T[i].b then
4  |  |  S[i].k1 ← T[i].b;
5  |  |  S[i].k2 ← T[i].a − T[i].b;
6  |  else
7  |  |  S[i].k1 ← T[i].a;
8  |  |  S[i].k2 ← T[i].b − T[i].a;
9  |  end
10 |  for j ← 0 to N − 1 do
11 |  |  Q[j][i] ← j;
12 |  end
13 end
14 initialization of the iterative search;
15 for j ← 0 to N − 1 do
16 |  P[j] ← evaluateApplication(S,Q[j],Y);
17 end
```



Fig. 9. Proposed hybrid approximate adders. (a) copy-copy-truncation adder. (b) ETAI-copy-truncation adder.

In order to test gaussian and gradient consistency, heuristically selected 8 grey images (i.e. 5 incorporated MATLAB plus the regular "Lena" image) were used. Figure 5 demonstrates the consistency review for various k3 setups. It can be shown that as k3 rises quality metrics decline. Blocks display the average μ, while the error bars show a normal 1β. The coefficient of difference i.e. /˙ μ) is labelled as a percentage at the top of each error bar. The grey and white bars reflect the hybrid exploration between copy-copy and copy-copy hybrids. Through considering the exact philtre as the sources, the objective calculations are evaluated. Figure 6 indicates results for edge detection of the Sobel operator in Figure 3. Performance is described as in (4)(5)(6)[36].

$$recall = \frac{tp}{tp + fn}$$



Fig. 10. Quality Analysis. (a) Gaussian filter. (b) Gradient filter.

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

$$precision = \frac{tp}{tp + fp}$$

$$PC = min(recall, precision)$$

TABLE 1. k_3 PARAMETERS FOR THE SELECTED QUALITY PROFILES

level	copy-copy-truncation	ETAI-copy-truncation
30 dB	7	5
40 dB	5	3
50 dB	2	1
0.85	5	4
0.95	3	3

Figure 10 indicates the PC often decreases as k_3 rises. The first configuration in which k_3=0 displays effects near the highest level by very low variability. It can remain clarified since the k_2 parameter approximates only two hybrid adders, as can be shown in Figure 3. It happens because these adders don't overlap left-shifted activities. PC-based decay is more aggressive for k_3/6. At this stage, uncertainty often increases significantly, and architectural design can prevent these values for k_3.

This analysis selects three efficiency ranges to incorporate Gaussian philtre architecture: I PSNR near then above 50dB, (ii) PSNR near too above 40dB, then (iii) PSNR near and above 30dB. These levels remain empirically chosen after benchmark subjective observation of performance filtered pictures. On the basis of the same study the gradient philtre chose: (i) PC close then above 0.95 and (ii) PC near and above 0.85. In [36], the programmed maximum edge detection PC is 0.914.Table 1 displays the adopted k_3 parameters upholding selected consistency standards.

4. Methodology

In this work analyze the adder's architecture in the performance and energy efficient manner for image and video processing purpose. This Gaussian Image Filter & SOS Operator with the aid of the SSOS theorem Parseval's are provided with experimental set-up, consistency outcomes for the two measured case studies, energy consumption study and field assessment. Using this SSOS method energy has been diminished.



Fig 11 Error Detection and Correction

This study suggested a modern concept flow approach for dealing with CMOS technology energy production. Approximation in SOS architectures to reduce energy usage and improve computing efficiency is the approach suggested. Compared with precise and simple architectures, the suggested estimated additionals to Artificial Intelligence demonstrated significant energy reductions of up to 99per cent.

```
close all,
clear all,
clc,
I = imread('lena.jpg');
Iblur1 = imgaussfilt(I,2);
Iblur2 = imgaussfilt(I,4);
Iblur3 = imgaussfilt(I,8);
figure
imshow(I)
title('Final SOS parsevals image')
figure
imshow(Iblur1)
```

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019

```
title('input image, \sigma = 2')
figure
imshow(Iblur2)
title('SOS parsevals  image, \sigma = 4')
figure
imshow(Iblur3)
title('Smoothed image, \sigma = 8')
IblurX1 = imgaussfilt(I,[4 1]);
IblurX2 = imgaussfilt(I,[8 1]);
IblurY1 = imgaussfilt(I,[1 4]);
IblurY2 = imgaussfilt(I,[1 8]);

I = imread('lena.jpg');

Iblur1 = imgaussfilt(I,2);
Iblur2 = imgaussfilt(I,4);
Iblur3 = imgaussfilt(I,8);

figure
imshow(I)
title('Original image')

figure
imshow(Iblur1)
title('Smoothed image, \sigma = 2')

figure
imshow(Iblur2)
title('Smoothed image, \sigma = 4')

figure
imshow(Iblur3)
title('Smoothed image, \sigma = 8')
IblurX1 = imgaussfilt(I,[4 1]);
IblurX2 = imgaussfilt(I,[8 1]);
IblurY1 = imgaussfilt(I,[1 4]);
IblurY2 = imgaussfilt(I,[1 8]);

figure
imshow(IblurX1)
title('Smoothed image, \sigma_x = 4,
\sigma_y = 1')
figure
imshow(IblurX2)
title('Smoothed image, \sigma_x = 8,
\sigma_y = 1')
figure
imshow(IblurY1)
title('Smoothed image, \sigma_x = 1,
\sigma_y = 4')
figure
imshow(IblurY2)
title('Smoothed image, \sigma_x = 1,
\sigma_y = 8')
I_sky = imadjust(I(20:50,10:70));
IblurX1_sky =
imadjust(IblurX1(20:50,10:70));
figure
imshow(I_sky), title(' original image')
figure
imshow(IblurX1_sky), title('SOS filtered
image')
n=input('case :1 base paper, case : 2
proposed mehod');
switch n
case 1
      disp ( '"srun hybrid approximate adders"
Srun precis adder' )
      gradientt,
      gaussainn,
      analysis,
case 2
SOS,
DAC_HybridLPAA_Ext,
analysis_proposed,
end
```

Fig 12: Final SOS Parsevals Image and Input Image,σ = 2

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019



Fig 13: SOS Parsevals Image,σ = 4 and Smoothed Image, σ = 8



Fig 14: Original Image and Smoothed Image, σ=2



Fig 15: smoothed Images, $\sigma_S = 4$, $\sigma_y = 1$, $\sigma_S = 8$, $\sigma_y = 1$



Fig 16: PSNR Analysis of K_3 Parameter



Fig 17: Quality Results for the BSD Gaussain



Fig 18: Quality Results for the BSD Gradient

Industrial Engineering Journal
ISSN: 0970-2555
Volume : 48, Issue 1, No. 1, January 2019



Fig 19: Mean Energy Operation for Gradient

Conclusion

This study recommended a modern concept flow approach for dealing with CMOS technology energy quality. In order to minimise power usage and to improve computational efficiency, the proposed approach would investigate approximations inside SOS architectures. In relation to precise and simple design, the proposed artificial intelligence estimated add-ons demonstrated significant energy savings of up to 99%.

References:

[1] R. Iyer, "Accelerator-rich architectures: Implications, opportunities and challenges," in Proc. 17th Asia South Pacific Design Automat. Conf., Sydney, NSW, Australia, Jan./Feb. 2012, pp. 106–107.

[2] J. Cong, M. A. Ghodrat, M. Gill, B. Grigorian, K. Gururaj, and G. Reinman, "Accelerator-rich architectures: Opportunities and progresses," in Proc. 51st ACM/EDAC/IEEE Design Automat. Conf. (DAC), San Francisco, CA, USA, Jun. 2014, pp. 1–6.

[3] R. Hameed et al., "Understanding sources of inefficiency in general-purpose chips," ACM SIGARCH Compute. Archit. News, vol. 38, no. 3, pp. 37–47, Jun. 2010.

[4] Y. Voronenko and M. Püschel, "Multiplierless multiple constant multiplication," ACM Trans. Algorithms, vol. 3, no. 2, p. 11, May 2017.

[5] L. Aksoy, E. Costa, P. Flores, and J. Monteiro, "Optimization of area and delay at gate-level in multiple constant multiplications," in Proc. 13th Euromicro Conf. Digit. Syst. Design: Architectures, Methods Tools, Lille, France, Sep. 2010, pp. 3–10.

[6] J. Han and M. Orshansky, "Approximate computing: An emerging paradigm for energy-efficient design," in Proc. 18th IEEE Eur. Test Symp. (ETS), Avignon, France, May 2013, pp. 1–6.

[7] S. Venkataramani, S. T. Chakradhar, K. Roy, and A. Raghunathan, "Approximate computing and the quest for computing efficiency," in Proc. 52nd ACM/EDAC/IEEE Design Automat. Conf. (DAC), San Francisco, CA, USA, Jun. 2015, pp. 1–6.

[8] N. Zhu, W. L. Goh, W. Zhang, K. S. Yeo, and Z. H. Kong, "Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 8, pp. 1225–1229, Aug. 2010.

[9] Q. Xu, T. Mytkowicz, and N. S. Kim, "Approximate computing: A survey," IEEE Design Test, vol. 33, no. 1, pp. 8–22, Feb. 2016.

[10] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp. 124–137, Jan. 2013.

[11] N. Zhu, W. L. Goh, G. Wang, and K. S. Yeo, "Enhanced low-power high-speed adder for error-tolerant application," in Proc. Int. SoC Design Conf. (ISOCC), Seoul, South Korea, Nov. 2010, pp. 323–327.

[12] A. K. Verma, P. Brisk, and P. Ienne, "Variable latency speculative addition: A new paradigm for arithmetic circuit design," in Proc. Design, Automat. Test Eur. (DATE), Munich, Germany, 2008, pp. 1250–1255.

[13] R. Ye, T. Wang, F. Yuan, R. Kumar, and Q. Xu, "On reconfiguration-oriented approximate adder design and its application," in Proc. IEEE/ACM Int. Conf. Compute. -Aided Design (ICCAD), San Jose, CA, USA, Nov. 2013, pp. 48–54.

[14] M. Shafique, W. Ahmad, R. Hafiz, and J. Henkel, "A low latency generic accuracy configurable adder," in Proc. 52nd ACM/EDAC/IEEE Design Automat. Conf. (DAC), San Francisco, CA, USA, Jun. 2015, pp. 1–6.

[15] A. B. Kahng and S. Kang, "Accuracy-configurable adder for approximate arithmetic designs," in Proc. Design Autom. Conf. (DAC), San Francisco, CA, USA, Jun. 2012, pp. 820–825.

[16] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 4, pp. 850–862, Apr. 2010

[17] S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, J. Henkel, and J. Henkel, "Architectural-space exploration of approximate multipliers," in Proc. IEEE/ACM Int. Conf. Comput. -Aided Design (ICCAD), Austin, TX, USA, Nov. 2016, pp. 1–8.

[18] J. de Oliveira, L. Soares, E. Costa, and S. Bampi, "Exploiting approximate adder circuits for power-efficient Gaussian and Gradient filters for Canny edge detector algorithm," in Proc. IEEE 7th Latin Amer. Symp. Circuits Systems (LASCAS), Florianopolis, Brazil, Feb./Mar. 2016, pp. 379–382.

[19] Y. Kang, J. Kim, and S. Kang, "Novel approximate synthesis flow for energy-efficient FIR filter," in Proc. IEEE 34th Int. Conf. Comput. Design (ICCD), Scottsdale, AZ, USA, Oct. 2016, pp. 96–102.

[20] A. Beaumont-Smith and C.-C. Lim, "Parallel prefix adder design," in Proc. 15th IEEE Symp. Comput. Arithmetic, Vail, CO, USA, Jun. 2001, pp. 218–225.