



## A SURVEY AND NOVEL APPROACH USING FAST FOURIER TRANSFORM ARCHITECTURES

CH.RAMYASRI<sup>2</sup>, G.SWAROOPA RANI<sup>3</sup>, BONELA MADHURI<sup>4</sup>,  
JAKKULA BABYRANI<sup>5</sup>, KURMA RAMYA<sup>6</sup>

**Dr.B.RAJARAOM.Tech.,Ph.D** Professor&HOD, Department of ECE, ELURU COLLEGE OF ENGINEERING AND TECHNOLOGY, A.P., India.

<sup>2,3,4,5,6</sup> Student, Department of ECE, ELURU COLLEGE OF ENGINEERING AND TECHNOLOGY, A.P., India.

**ABSTRACT:** In this paper, a variety of available FFT algorithms are presented and then different architectures are outlined by exploring the techniques and algorithms involved in each of the architectures. The widely adopted architectures and trends in architectural modification to reduce power consumption and area and to achieve high throughput are discussed this concept proposes an efficient memory-based radix-2 FFT architecture, which greatly improves the memory based FFT by reducing area requirement, while maintaining a simple address generator.

These architectures were designed to maximize hardware utilization by employing techniques

such as folded transforms and register minimization. The goal was to reduce the number of adders while ensuring efficient computation that are serial and interrelated architectures.

The evaluation criteria included throughput, resource utilization, and energy consumption. Low-Energy Real FFT Architectures are the three architectures studied were

### **SingleProcessingElement(SPE):**

A straightforward approach.

**Pipelined:** Leveraging pipelining techniques for improved efficiency.

**InPlace:** Optimizing memory access patterns. The goal was to strike a balance between performance and energy efficiency.



In summary, researchers continue to explore innovative ways to optimize hardware utilization for real-valued FFTs. These efforts contribute to efficient signal processing systems, enabling applications in fields such as communications, audio processing, and medical diagnostics.

### INTRODUCTION

Fast Fourier Transform (FFT) algorithm is widely used in many signal processing and communication systems. Due to its intensive computational requirements, it occupies large area and consumes high power if implemented in hardware. Efficient algorithms are developed to improve its architecture. The Fast Fourier Transform (FFT) is one of the most important algorithms in the field of digital signal processing. It is used to calculate the discrete Fourier Transform (DFT) efficiently. In order to meet the high performance and real-time requirements of modern applications, hardware designers have always tried to implement efficient architectures for the

computation of the FFT.

In this context, pipelined hardware architectures are widely used, because they provide high throughputs and low latencies suitable for real time, as well as a reasonably low area and power consumption. There are two main types of pipelined architectures: feedback (FB) and feedforward (FF). On the one hand, feedback architectures are characterized by their feedback loops, i.e., some outputs of the butterflies are fed back to the memories at the same stage. Feedback architectures can be divided into single-path delay feedback (SDF), which process a continuous flow of one sample per clock cycle, and multi-path delay feedback (MDF) or parallel feedback, which process several samples in parallel. On the other hand, feedforward architectures, also known as multi-path delay commutator (MDC), do not have feedback loops and each stage passes the processed data to the next stage.

These architectures can also process several samples in parallel. In current real-time applications, the FFT has to be calculated at very high throughput rates, even in the


range of Gigasamples per second.

These high-performance requirements appear in applications such as orthogonal frequency division multiplexing (OFDM), and ultra wideband (UWB) . In this context two main challenges can be distinguished. The first one is to calculate the FFT of multiple independent data sequences. In this case, all the FFT processors can share the rotation memory in order to reduce the hardware . Designs that manage a variable number of sequences can also be obtained. ThesecondchallengeistocalculatetheFFTwhenseveralsamplesofthesamesequencereceivedinparallel. This must be done when the required throughput is higher than the clock frequency of the device. In this case it is necessary to resort to FFT architectures that can manage several samples in parallel.

As a result, parallel feedback architectures, which had not been considered for several decades, have become very popular in the last few years. Conversely, not very much attention has been paid to feedforward (MDC) architectures. This paradoxical fact, however, has a simple explanation. Originally, SDF and MDC architectures

wereproposed forradix-2 and radix-4. Some yearslater,radix-waspresentedfortheSDFFFTasanimprovementonradix-2andradix-4.

### EXISTING ARCHITECTURE



Multiple-PE, memory-based FFT processor

The conflict-free address scheme for SPPFFTs presented by Tsai and Lin [12] is illustrated only for  $2n$ -point FFTs. We can extend the method to arbitrary-length single-power  $rn$ -point FFTs by replacing the XOR operations in (8) and (9) with  $r$ -modulo additions. Assume that the  $N = rm$ -point FFT employs a mixed radix with the maximum radix- $r$   $q$  MDC units. The parallelism of the MDC PE is  $P = r$   $p$ , and  $P$  must divide  $rm - q$ , the number of butterflies at each stage. As a result, formation (1) can be transformed into



$$\frac{N}{r \cdot r^p} \cdot \lceil \log_{r^q} r^m \rceil \leq N \rightarrow \left\lceil \frac{m}{q} \right\rceil \leq r^{p+1}.$$

However, as the throughput of SPPFFT is associated with the PE number closely, it is critical to explore the relationship between the number of constraint sets and the applied algorithm under different cases.

1) *Only Increasing the PE Parallelism or the Butterfly Radix*: If we only increase the parallelism of the PE  $P$ , while keeping the butterfly radix as the simplest radix- $r$ , then  $q = 1$ , and (10) will become  $m \leq r^{p+1}$ . For any stage  $s$ , the  $r$  parallel data indices are only different in the  $(m-s-1)$ th digit. For the  $m$ -level forward address representation, there are  $m$  different constraint sets and vice versa. As a result, there are in total  $m$  disjoint constraint sets for the radix- $r$  FFT.

## LITERATURE SURVEY

The references given in the following are related with the DFT and FFT based control algorithms in power quality issues. A method for the calculation of bus voltage transients in an electric power system is presented (Heydt, 1989). The essence of the method is the Fourier transform of Ohm's law.

The fast Fourier transform is used in order to give computational efficiency.

Two approximations are found for the calculation of this transfer impedance and one of these is found to be applicable to the cited problem. Examples are used to illustrate the calculation of bus voltage transients and harmonic content. The Gibbs phenomenon appears in a discrete Fourier transform due to incomplete periodic, the waveform has not reached a full cycle within its period. Data flipping furnishes a

complete periodic cycle to the waveform and thus suppresses the Gibbs phenomenon.

This facilitates the design of a digital filter using fast Fourier transform without windowing. The filter does low-pass, band-pass, high-pass, band-stop, notch or single-frequency-pass simply by manipulating the band limits. The filter can be affected by spectral resolution and the slope discontinuity at the end data points. The reduction of such effects and an alternative design are discussed (Pan, 1993). The evaluation of DFT spectra usually yields more data



Information than evaluation in the time domain is presented (Breitenbach, 1999). The evaluation of time-discrete spectra, hampered by leakage, which occurs if a non-integral number of periods, is present in the sampled data set. Minimization of spectral leakage is an important prerequisite for spectrum analysis. The use of non-rectangular time domain windowing functions offers some improvement but also invites unwanted side-effects. Spectral leakage can be avoided entirely by ensuring that an integer number of periods falls into the sampling time (e.g. by the use of coherent sampling).

The application of the windowed fast Fourier transform to electric power quality assessment is presented (Heydt et al., 1999). The windowed FFT is a time windowed version of the discrete time Fourier transform. The window width may be adjusted and shifted to scan through large volumes of power quality data. Narrow window widths are used for detailed analyses and wide window widths are used to move rapidly across archived power quality data measurements.

harmonic analysis is proposed for the frequency and phasor estimating algorithm (Yan et al., 2005).

The major components of the method are a frequency and phasor estimating algorithm, a finite-impulse-response comb filter and a correction factor. It also combines other methods to enhance our performance, such as discrete Fourier transform and least square error method. To verify proposed method, it compares FFT.

## RELATED WORK


### *Modified Booth Algorithm Encoder*

This modified booth multiplier is used to perform high-speed multiplications using modified booth algorithm. This modified booth multiplier's computation time and the logarithm of the word length of operands are proportional to each other. We can reduce half the number of partial products. Radix-4 booth algorithm used here increases the speed of multiplier and reduces the area of multiplier circuit. In this algorithm, every second column is taken and multiplied by 0 or +1 or +2 or -1 or -2 instead of multiplying with 0 or 1 after

shifting and adding of every column of the booth multiplier. Thus, half of the partial product can be reduced using this booth algorithm. Based on the multiplier bits, the process of encoding the multiplicand is performed by radix-4 booth encoder.

The overlapping is used for comparing three bits at a time. This group is started from least significant bit (LSB), in which only two bits of the booth multiplier are used by the first block and a zero is assumed as third bit as shown in the figure.

### SAMPLE RESULTS



The FFT is a crucial algorithm in digital signal processing. It allows us to convert continuous signals from the time domain into the frequency domain. For discrete data (such as those

encountered in digital systems), we use the Discrete Fourier Transform (DFT) instead. The DFT transforms a finite sequence of equally spaced samples into a corresponding frequency domain representation. FFT is implemented can be decimation in time and decimation in frequency domain. these two domains are executed at same time. in the above result clk is set as 1 and 0. set value is always 1. here 's' values are DIF and 'd' values are DIT. Hardware chip performance analysis of different FFT architecture.

### Building Blocks:

- **Butterflies:** These perform the core computations in the FFT. They combine two input values and produce two output values.
- **Rotators:** Responsible for multiplying input values by twiddle factors.

**Shuffling Circuits:** Handle data reordering during the FFT process.



## CONCLUSION

In this project We present memory-based FFT implementations with generalized efficient conflict-free address schemes.. For both SPP and NSPP FFTs, high-radix algorithm and parallel-processing technique can be used to increase the throughput. And the address scheme for FFTs applied with PFA is explored. Moreover, a decomposition method, named HRSB, is designed to suit the high-radix algorithm. The proposed new structures significantly reduce the memory size, while maintains the same speed performance, compared with its predecessor.

## FUTURE ENHANCEMENT

The future works will be enhancing the proposed architecture for variable length FFT's that suits for different OFDM systems, and realizing the processor for particular applications.

### **Quantum Computing and Reversible Logic:**

Quantum computing holds immense potential for accelerating FFT

computations.

Quantum algorithms, such as **Shor's algorithm**, can efficiently compute the discrete Fourier transform (DFT) and its inverse.

Reversible logic gates, which conserve information, are gaining prominence. Future research could focus on designing FFT architectures using reversible gates to minimize energy dissipation and enhance performance.

### **Mixed-Signal and Analog-Digital Hybrid Architectures:**

Combining analog and digital components can lead to efficient FFT implementations. Analog signal processing can handle continuous-time signals, while digital components manage discrete-time operations.

Hybrid architectures can exploit the strengths of both domains, achieving high throughput and low power consumption.

### **Custom Hardware Accelerators:**

Application-specific integrated circuits (ASICs) and field-programmable gate arrays



(FPGAs) can be customized for FFT computations.

Future work may involve developing specialized hardware accelerators tailored to real-valued FFT algorithms, optimizing resource utilization and reducing latency etc.

## REFERENCES

[1] J.M.Cioffi, The communications Handbook. Boca Raton, FL: CR, 1997.

[2] N. Weste and D. J. Skellern, "VLSI for OFDM," IEEE Commun. Mag., vol. 36, pp. 127–131, Oct. 1998. [3] C.-H. Chang, C.-L. Wang, and Y.-T. Chang, "Efficient VLSI architectures for fast computation of the discrete Fourier transform and its inverse," IEEE Trans. Signal Process., vol. 48, pp. 3206–3216, Nov. 2000.

[4] S.-F. Hsiao and W.-R. Shiue, "Design of low-cost and high-throughput linear arrays for DFT computations: Algorithms, architectures, and implementations," IEEE Trans. Circuits Syst. II, Anal. Digit. Signal Process., vol. 47, no. 11, pp. 1188–

1203, Nov. 2000.

[5] W.-C. Yeh and C.-W. Jen, "High-speed and low-power split-radix FFT," IEEE Trans. Signal Process., vol. 51, no. 3, pp. 864–874, Mar. 2003.

[6] S. He and M. Torkelson, "Designing pipeline FFT processor for OFDM (de) modulation," in Proc. IEEE URSI Int. Symp. Signals, Syst., Electron., 1998, pp. 257–262.

[7] Y.W.Lin, H.Y.Liu, and C.Y.Lee, "A dynamic scaling FFT processor for DVB-T applications," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2005–2013, Nov. 2004.